Abstract -A snapshot sampling technique is presented, which uses an optimised inverter chain for sample control and simple sampleand-hold-circuit for highest speed and low current consumption. Simulations indicate a data acquisition time of 0.34 ns for a simple 0.8 um digital CMOS process.
I. INTRODUCTION
High speed sampling is of great interest in many situations, for example in AD-conversion, etc [1] . It even turns out in some cases that the main obstacle to achieve higher resolution in AD-conversion is how to sample the signal right and accurately enough before quantisation starts. In some situations the need for ultra high speed data acquisition of time framed events is essential, as for example in sampling of transient responses, high performance measurement systems, recordings of particle collisions, sonar, laser and radar applications, etc. Here such a snapshot sampling technique is presented and implemented in a simple 0.8 um digital CMOS process.
II. SNAPSHOT SAMPLING
The snapshot sampling technique is shown in Fig. 1 . As goes low the sample command starts propagating through a chain of 2N inverters. An amount of N switches are connected to every second inverter in the chain. The input signal is attached to the input of each switch and when the "shot" propagates through the chain the input signal will be sampled onto sample capacitances , at N timepoints separated by a time difference . The total time frame of this "snapshot" then is . N may typically be chosen to to 512 or 1024, which is possible since the slice area of each sampler can be made very
small and narrow. A typical application would be an on-chip sample oscilloscope. Buffers feed the sampled voltages through a switch array (analog multiplexer) to finally be presented at the output (or optionally to several outputs). a low speed high accuracy AD converter now may be used to interface the sample values to a computer. A lower limit on speed after the sampling nodes is the droop rate of . It is process dependent. Possibly there may also be a requirement of repeated snapshot sampling, but this will still mean lower speed requirements on the following circuitry.
III. THE TRACK-AND -HOLD
The Track-and-Hold (Fig. 2) [1] is made as simple as possible to achieve highest possible input signal bandwidth. Clockfeedthrough problems in the sampling switch are reduced by a half-sized dummy switch which is controlled by the inverter immediately after the one controlling the switch.
The sample capacitance at node was chosen to 300 fF to overcome the noice level;
(at room temperature), but a reduction with a factor of 2-3 could be possible. This would also mean a factor of 2-3 increase in bandwidth, since the value of determines the settling time of the circuit to (by simulations). A disadvantage is that is dependent on the signal since is the resistance of the switch. The inverter chain is very critical since it effectively determines the smallest possible time between two consecutive samples. By using common CMOS inverters a minimum time is achieved. A faster inverter chain is shown in Fig. 3 . It uses precharged inverters and gives which is a decrease to 28.3 %.
First
goes high and all inverters are precharged to let sample switches be on and dummy switches to be off. When ( ) goes high, the sample command propagates as shown in Fig. 3 . The advantages with this type of chain is that the smaller capacitive load in each output node and the absense of any current drain from the complementary side of the inverter in-
creases speed and decreases power consumption. This isolation of the ouput nodes, to be charged/ discharged, also reduces jitter problems. Fig. 3 The precharged inverter chain structure and its timing scheme.
To further decrease jitter between the samples careful layout techniques including separate power supplies to the inverter chain, symmetrical and conform layout, etc, should be used. 
V. BUFFER AND MULTIPLEXER CIRCUITS
The type of buffer that have been used is a unitygain coupled folded cascode OP-amp ( which have been simulated to a GBW >100 MHz. Since the speed requirement in this part of the circuit is low, this is satisfactory enough. The switches in the analog multiplexer are of transmission gate type.
VI. SIMULATION RESULTS
The snapshot sampler is simulated with HSPICE and gives (N=16 samples in 5.1 ns) at supply voltages of +5 V and input signal range of +2 V (Fig. 5) . A sinusoidal signal and its sampled output values, and the absolute error and variance, are given in Fig. 6 and Fig. 7 , respectively. They show an estimated max absolute error of 89 mV and a standard deviation of 50.5 mV, i.e. SNR=27 dB. 
VII. CONCLUSION
A CMOS snapshot sampling technique suitable for a variety of high speed data acquisition situations as detection of high frequency transients, measurement systems, sonar, radar, or laser systems, etc, has been presented. It uses an optimised inverter chain for sample control and simple track-and-hold-circuits for highest speed and low current consumption. Simulations indicate a data acquisition time of 0.34 ns which is a decrease to 28.3% compared to CMOS inverters, and max absolute error of 89 mV (SNR=27 dB) for a simple 0.8 um digital CMOS process. Max input signal frequency is limited to about 0.5-1 GHz according to high switch resistance for a sample capacitance of 300 fF. 
